This paper describes a highly integrated CDMA 2000 US-CEL band receiver. The single chip zero-IF design incorporates all receiver signal-path functions including the LNA on a single die. The complete receiver design exceeds the stringent linearity and LO leakage requirements for this standard arising from the co-existence with narrow band FM signals. The integrated LNA achieves l.OdB noise figure with +9dBm IIP3 at high gain, and by maintaining LO leakage to the antenna port well below -80dBm at all gain settings, no external LNA is required. The receiver is fabricated in a 0.25pm 40GHz ft BICMOS technology, and occupies 3"' .
System Requirements
Increased levels of radio integration with low external component count are essential for cellular handset manufacturers to achieve low product cost. These demands have led to the popularity of low and zero IF architectures which eliminate IF SAW filters and their associated terminated interfaces in the radio. While practical implementations have been demonstrated for GSM and UMTS systems [2, 3, 4] , the much more stringent performance requirements of the US CDMA-2000 [ 11 cellular system have made it more difficult to avoid conventional superhet architectures. The requirement to tolerate and indeed to work with legacy narrow-band FM analogue systems (AMPS) in the same frequency spectrum [I] (Figure 1 ) leads to several severe performance restrictions, in terms of input linearity, LO leakage and LO phase noise. In this design we tackle the first two requirements and meet the limits with a hlly integrated signal path. Other designs employing ZIF for US CDMA have opted to use a separate LNA to achieve this isolation [5].
ZIP Receiver Architecture
The overall system is shown in figure 2 . The key performance requirements are given in table 1. The attenuation afforded by the input duplexer is insufficient to keep the transmit spectrum low enough to eliminate cross-modulation problems associated with strong 433 adjacent channel FM carriers. Hence it is usual to use an additional band selection SAW filter in the receive path between the LNA and the mixer. An external oscillator module running at double the required frequency provides the drive to the LO quadrature generator. The signal path is split into I and Q paths in the mixer switching core and passed to low pass channel selection filters. In later versions of the silicon these also process GPS signals.
LNADesign
To meet the need for very high reverse isolation a cascode would normally be used. However, the requirement to combine extremely low noise figure with high IIP3 figures tends to rule out cascode configurations, and the design is based around a single transistor CE amplifier with inductive degeneration (figure 3). Three gain settings are used to achieve the best overall gain and linearity; only high (+15dB) and low (-5dB) gain settings are shown for clarity. The target here is to achieve 20dB reverse isolation in all gain modes. To meet the overall leakage requirements, the majority of the required -80dBm isolation is then achieved in the mixer core and its associated interfaces, and maintained with careful layout and pad assignments. To achieve the best compromise between gain, linearity and input matching, emitter degeneration is provided by means of a bond-wire inductance, saving some area at the expense of requiring very thorough package modelling. An external LC trap circuit is also used at the input for further linearity improvement [6] . The LNA is current biased from a simple constant current from a bandgap reference. An external load is used with simple matching network to allow reasonable power gain while providing a good match to the SAW filter's 50Q input. In low gain modes a passive attenuator branch would typically be used to save power. To be consistent with the zero IF architecture, an emitter follower keeps the reverse isolation at around 20dB while maintaining excellent linearity.
Mixer
The linearity, noise figure, matching and LO leakage requirements are also quite severe for the mixer. The 0-7803-8 108-4/03/$17.0002003 IEEE.
input port now presents a 200Q differential impedance to match the SAW filter. Figure 3 shows the basic scheme. The design is based on a complex version of the ubiquitous current steering bipolar form. Inductive degeneration is used in the transconductor to achieve the linearity (IIP3 = +5dBm) , noise (DSB NF = 7dB) and impedance matching specifications. In this case, an onchip differential inductance is laid out in the thick top metal layer provided by the technology specifically for these structures. Splitting into the I and Q paths occurs inside the mixer at the transconductor output, and separate I and Q local oscillator signals are applied to create quadrature baseband paths. With resistive loads, a voltage gain of +7dB is achieved. Note the use of filter capacitors to remove part of the strong out of band energy from the input to the baseband filters. To achieve the overall leakage and IIP2 requirements of the receiver, the sources of these imperfections were analysed in some detail. The matching issues highlighted (load resistors, switching core) were addressed both in design and layout. ' The requirement for having resistive loads while maintaining internal linearity without compression (ie, clipping) inside the mixer posed some challenge to get the best compromise.
First IF Amplifier
The noise level at the output of the mixer imposes a restriction on the impedance level at this point, and hence the size of any capacitors in the channel selection filter.
Hence an amplifier with 0/+ 16dB is used in front of the filter, and care is taken with its linearity behaviour. A bipolar input op-amp is used to keep the l/f noise low, but this means that the,input common mode range must fall within a certain window. DC coupling is used between the mixer and the amplifier, since the inclusion of any AC coupling would clearly be impractical due to the impedance level necessary. The common-mode input level of the first IF amplifier affects the DC flowing through the mixer loads as well as the bias thought the mixer transconductor. The output common-mode level as used by the channel filter is approximately midsupply. The input resistors to the amplifier cannot be made large because of the noise figure implications, hence the current flow is not negligible. No feedback capacitance is used in this version, as the initial filtering of out of band products comes from the mixer load circuit.
Local Oscillator Path
Meeting the very stringent phase noise requirements imposed by the AMPS system with an integrated oscillator is very difficult, and in this design an external oscillator is used. To minimise the LO leakage at the PCB level, the oscillator is run at twice the signal frequency followed by a conventional ECL digital divide by 2 quadrature circuit. Only a single pin is available for this signal, whereas a high quality differential LO signal is needed on chip to ensure that the digital quadrature generator is accurate, and that IIP2 performance is not compromised. The input buffer is a differential pair with an internally grounded port on one side, laid out with great care to equalise parasitics.
Channel Selectivity Filters
Selectivity and gain are distributed between three sections, with two biquadratic sections implementing a 5'h order elliptic type response. The imaginary axis zeros are carefully placed so as to minimise the impact of the adjacent channel blocking signals at 900kHz and 1250kHz respectively [l] . The overall gain can be varied from 0 to 48dB. As with any modem receiver with complex outputs, the matching of the gain and phase through the filters is critical to the overall performance. A minimum sideband suppression of 20dB is required due to all causes, and so the filter alone must achieve significantly better than this. Together with the strict linearity requirements this leads one to an Op-Amp-R-C architecture, with the centre frequency tuned by means of switchable capacitor arrays [7] . A digital calibration circuit is used to set the tuning to 5 bit accuracy with respect to the fabricated RC time constant and a reference oscillator, leading to maximum error in the cut-off frequency of approximately 3%.
Op-Amp specifications have to be set such that here is still enough gain to handle out-of-band signals without incurring linearity problems. Fully differential amplifiers with bipolar input stages are used to achieve the unity gain bandwidth while keeping llf noise low. Signal path gain is set using switchable resistors in the gain blocks distributed through the filter chain. Figure 4 shows the complete filter architecture used.
DC offset cancellation is essential in a ZIF receiver, and this must be able to handle gain dependent errors as well as static components. A feedback integrator scheme is used with its time constant carefully optimised against the constraints of settling time and the impact on overall error rate.
Silicon Implementation
The circuit is implemented in a 40GHz ft 0.25pm BICMOS process [SI. In addition to the high frequency and low noise performance of the bipolar transistors, this technology has excellent passive components available; the high density, high linearity MIM capacitors (5fF/pm2) make the layout of the dual channel selection filter banks particularly efficient. Deep trench isolation is used extensively in the layout to achieve maximum signal isolation within the die, so as to minimise the risk of unforeseen LO leakage paths arising. The die photograph is shown in figure 5 .
Measurements and Results
The front end performance of this design was critical to the success of the receiver. Because of the requirements for external filters at the RF ports, the LNA is easily available for measurement as a separate block. Some care was taken to measure the mixer and complete front end separately from the baseband filter section. The key performance results are given in table 1. Values given are typical rather than best case. The Noise Figure of 1 .OdB is excellent for a design in a silicon (ie, not SiGe) process. IJP3 is also excellent for both of the RF blocks. Even though the mixer typically achieves +I OdBm IIP3, it is still the limiting part of the receiver chain. Local oscillator leakage was measured at the mixer input and at the LNA input. The overall figures show that the complete receiver can be made using the LNA on the same die, saving the expense of a separate SiGe or GaAs IC. The baseband filter response is shown in figure 7 , and also matches the design targets very well. Channel matching is also excellent, and sideband suppression is typically -30dB 
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